Refine Reset All
Sort by
Employer/Recruiter
1 – 9 of 1,387 jobs

Advanced english Design, simulate, implement and test digital logic for FPGA using Verilog Perform synthesis, timing analysis, floorplanning and test using Xilinx Vivado and Synopsys HAPS tools. Write constraints to fix timing problems. Programming skills in TCL (for

HCLTech  17 days ago

Advanced english Design, simulate, implement and test digital logic for FPGA using Verilog Perform synthesis, timing analysis, floorplanning and test using Xilinx Vivado and Synopsys HAPS tools. Write constraints to fix timing problems. Programming skills in TCL (for

HCLTech  8 days ago
Aubay Portugal jobs

Advanced english Design, simulate, implement and test digital logic for FPGA using Verilog Perform synthesis, timing analysis, floorplanning and test using Xilinx Vivado and Synopsys HAPS tools. Write constraints to fix timing problems. Programming skills in TCL (for

Aubay Portugal  2 days ago
Aubay Portugal jobs

Advanced english Design, simulate, implement and test digital logic for FPGA using Verilog Perform synthesis, timing analysis, floorplanning and test using Xilinx Vivado and Synopsys HAPS tools. Write constraints to fix timing problems. Programming skills in TCL (for

Aubay Portugal  2 days ago

Advanced englishDesign, simulate, implement and test digital logic for FPGA using VerilogPerform synthesis, timing analysis, floorplanning and test using Xilinx Vivado and Synopsys HAPS tools. Write constraints to fix timing problems.Programming skills in TCL (for Vivado and openOCD)

HCLTech  15 hours ago
Aubay Portugal jobs

Advanced englishDesign, simulate, implement and test digital logic for FPGA using VerilogPerform synthesis, timing analysis, floorplanning and test using Xilinx Vivado and Synopsys HAPS tools. Write constraints to fix timing problems.Programming skills in TCL (for Vivado and openOCD)

Aubay Portugal  1 day ago
Aubay Portugal jobs

Advanced english Design, simulate, implement and test digital logic for FPGA using Verilog Perform synthesis, timing analysis, floorplanning and test using Xilinx Vivado and Synopsys HAPS tools. Write constraints to fix timing problems. Programming skills in TCL (for

Aubay Portugal  1 day ago
Aubay Portugal jobs

Advanced english Design, simulate, implement and test digital logic for FPGA using Verilog Perform synthesis, timing analysis, floorplanning and test using Xilinx Vivado and Synopsys HAPS tools. Write constraints to fix timing problems. Programming skills in TCL (for

Aubay Portugal  1 hour ago

Advanced english Design, simulate, implement and test digital logic for FPGA using Verilog Perform synthesis, timing analysis, floorplanning and test using Xilinx Vivado and Synopsys HAPS tools. Write constraints to fix timing problems. Programming skills in TCL (for

Agromai  1 day ago

Subscribe for job alerts and resources to make your job search easier!

Confirmation email sent to

Check your email and click on the link to start receiving your job alerts

Receive the latest job openings for:

synopsys tools

You also might be interested in:

Xilinx Vivado

Timing

Tcl

Serials

Floorplanning

Field-Programmable Gate Array

FPGA

Emulation

AI

Verilog

Confirmation email sent to

Check your email and click on the link to start receiving your job alerts

All Filters Apply
Sort by
Employer/Recruiter