Floorplanning Jobs In Brazil

Analista de Desenvolvimento FPGA Sênior

Sobre a Flowa A Flowa Technologies é uma empresa de tecnologia especializada em mercado financeiro e pioneira no segmento de Electronic Trading. Desenvolvemos soluções tecnológicas robustas e eficientes voltadas para a negociação eletrônica de ativos financeiros

Flowa Technologies 1 day ago

Engenheiro (a) FPGA - Remoto

HCLTech ( Remote ) +1215 other locations

Advanced english Design, simulate, implement and test digital logic for FPGA using Verilog Perform synthesis, timing analysis, floorplanning and test using Xilinx Vivado and Synopsys HAPS tools. Write constraints to fix timing problems. Programming skills in TCL

Full-time AI Tcl Xilinx Vivado Synopsys Emulation

HCLTech 11 days ago

Cientista De Dados

HCLTech ( Dois Irmãos ) +6 other locations

Advanced englishDesign, simulate, implement and test digital logic for FPGA using VerilogPerform synthesis, timing analysis, floorplanning and test using Xilinx Vivado and Synopsys HAPS tools. Write constraints to fix timing problems.Programming skills in TCL (for Vivado and

Full-time AI Serials Field-Programmable Gate Array Floorplanning Xilinx Vivado

HCLTech 2 days ago

Cientista De Dados

HCLTech ( Gramado ) +248 other locations

Advanced english Design, simulate, implement and test digital logic for FPGA using Verilog Perform synthesis, timing analysis, floorplanning and test using Xilinx Vivado and Synopsys HAPS tools. Write constraints to fix timing problems. Programming skills in TCL

Full-time Tcl Field-Programmable Gate Array FPGA Verilog VHDL

HCLTech 2 days ago

Engenheiro (A) Fpga - Remoto

HCLTech ( Dois Irmãos ) +129 other locations

Advanced englishDesign, simulate, implement and test digital logic for FPGA using VerilogPerform synthesis, timing analysis, floorplanning and test using Xilinx Vivado and Synopsys HAPS tools. Write constraints to fix timing problems.Programming skills in TCL (for Vivado and

Full-time Xilinx Vivado Synopsys Tcl FPGA Timing

HCLTech 2 days ago

Analista De I.A Sênior

Decision Group ( Santos SP ) +1 other locations

Advanced english Design, simulate, implement and test digital logic for FPGA using Verilog Perform synthesis, timing analysis, floorplanning and test using Xilinx Vivado and Synopsys HAPS tools. Write constraints to fix timing problems. Programming skills in TCL

Full-time FPGA Floorplanning Tcl Serials AI

Decision Group 22 hours ago

Get Hired 2x Faster
Connect with Top Employers Directly

Cientista De Dados

GETTER S.A. ( Manaus AM )

Advanced english Design, simulate, implement and test digital logic for FPGA using Verilog Perform synthesis, timing analysis, floorplanning and test using Xilinx Vivado and Synopsys HAPS tools. Write constraints to fix timing problems. Programming skills in TCL

Full-time Verilog Floorplanning Synopsys Timing Xilinx Vivado

GETTER S.A. 1 day ago

Analista De Equivalência Júnior Ii

EPHAR ( Goiânia GO )

Advanced english Design, simulate, implement and test digital logic for FPGA using Verilog Perform synthesis, timing analysis, floorplanning and test using Xilinx Vivado and Synopsys HAPS tools. Write constraints to fix timing problems. Programming skills in TCL

Full-time Floorplanning Synopsys Field-Programmable Gate Array Verilog Serials

EPHAR 22 hours ago

Cientista De Dados Sr

HCLTech ( Santarém PA )

Advanced english Design, simulate, implement and test digital logic for FPGA using Verilog Perform synthesis, timing analysis, floorplanning and test using Xilinx Vivado and Synopsys HAPS tools. Write constraints to fix timing problems. Programming skills in TCL

Full-time Emulation Floorplanning Tcl Synopsys Xilinx Vivado

HCLTech 22 hours ago

Floorplanning Jobs In Brazil - 1,608 Job Positions Available

Analista de Desenvolvimento FPGA Sênior

Engenheiro (a) FPGA - Remoto

Cientista De Dados

Cientista De Dados

Engenheiro (A) Fpga - Remoto

Analista De I.A Sênior

Cientista De Dados

Analista De Equivalência Júnior Ii

Cientista De Dados Sr

Subscribe for job alerts and resources to make your job search easier!

Also try: