Refinar Redefinir todos
Classificar por
Relevância
Data de publicação
Localidade
Tipo da vaga
Empregador/recrutador
1 – 2 da 4 empregos
Advanced english Design, simulate, implement and test digital logic for FPGA using Verilog Perform synthesis, timing analysis, floorplanning and test using Xilinx Vivado and Synopsys HAPS tools. Write constraints to fix timing problems. Programming skills in TCL
Advanced english Design, simulate, implement and test digital logic for FPGA using Verilog Perform synthesis, timing analysis, floorplanning and test using Xilinx Vivado and Synopsys HAPS tools. Write constraints to fix timing problems. Programming skills in TCL
Trabalhos recomendados para vocé
